## PATENT ABSTRACTS OF JAPAN

(11)Publication number:

56-002656

(43)Date of publication of application: 12.01.1981

(51)Int.Cl.

H01L 23/12

(21)Application number: 54-078511

H01L 23/30

(21)Application num (22)Date of filing: 20.06.1979

(71)Applicant: MATSUSHITA ELECTRIC IND CO LTD

(72)Inventor: NAKAMURA HISASHI HORIO YASUHIKO

## (54) MANUFACTURE OF LEADLESS IC PACKAGE

## (57) Abstract:

PURPOSE: To obtain efficiently small-sized IC leading package by a method wherein plural IC chips are fitted up on a distributing plate having through holes and the plate is divided finally into small pieces.

CONSTITUTION: Silver pastes 4a, 4b... are applied on conductor patterns having the large areas at the center of conductor patterns 2a, 2b... on a distributing plate having through holes 3a, 3b. IC chips 5a, 5b... are put on them and are heated to be hardened. The IC chips and the distributing plate are connected, covered selectively with Si resins 6a, 6b... and are heated to be hardned. Then the plate is cut along the center part of through holes to divide into small pieces, and packages 7 having external connecting terminals 2a at side faces are completed. As the packages have substrates made of plastic plates, the disconnection due to the difference of thermal expansion coefficient does not take place, and highly reliable circuits can be mass-produced.

